Symbolic methods applied to formal verification and synthesis in embedded systems design158 páginas6 horas de lecturaNotifícame
